



Burr-Brown Products
from Texas Instruments

VECANA01



www.ti.com

10-Channel, 12-Bit DATA ACQUISITION SYSTEM

FEATURES

- 10 FULLY DIFFERENTIAL INPUTS
- 5 SIMULTANEOUS SAMPLED CHANNELS PLUS 2 SYNCHRONIZED SAMPLING CHANNELS
- 3 SYNCHRONIZED 12-BIT ADCs
- 12.8 μ s THROUGHPUT RATE
- DIGITALLY SELECTABLE INPUT RANGES
- ± 5 V POWER SUPPLIES
- SERIAL DIGITAL INPUT/OUTPUTS
- 7 SIGN AND 3 DIGITALLY PROGRAMMABLE WINDOW COMPARATOR

DESCRIPTION


The VECANA01 consists of three 12-bit analog-to-digital converters preceded by five simultaneously operating sample-and-hold amplifiers, and multiplexers for 10 differential inputs. The ADCs have simultaneous serial outputs for high speed data transfer and data processing.

The VECANA01 also offers a programmable gain amplifier with programmable gains of 1.0V/V, 1.25V/V, 2.5V/V, and 5.0V/V. Channel selection and gain selection are selectable through the serial input control word. The high throughput rate is maintained by simultaneously clocking in the 13-bit input control word for the next conversion while the present conversions are clocked out.

The part also contains an 8-bit digital-to-analog converter whose digital input is supplied as part of the input control word.

APPLICATIONS

- AC MOTOR SPEED CONTROLS
- THREE PHASE POWER CONTROL
- UNINTERRUPTABLE POWER SUPPLIES
- VIBRATION ANALYSIS



TEXAS
INSTRUMENTS

SPECIFICATIONS

At $V_{ANA+} = +5V$, $V_{ANA-} = -5V$, $V_{DIG+} = +5V$, $V_{DIG-} = -5V$, and $T_A = -40^{\circ}C$ to $+85^{\circ}C$, using internal reference, $f_{CLOCK} = 1.25MHz$.

ANALOG-TO-DIGITAL CONVERTER CHANNELS

PARAMETER	CONDITIONS	VECANA01N			UNITS
		MIN	TYP	MAX	
RESOLUTION		12			Bit
ANALOG INPUT Full Scale Voltage, Differential Common-Mode Voltage Impedance Capacitance	$G = 1.0V/V$ $G = 1.25V/V$ $G = 2.5V/V$ $G = 5.0V/V$	± 0.5	± 2.5 ± 2.0 ± 1.0 ± 0.5 See Table VII		V V V V V Ω pF
THROUGHPUT SPEED Conversion Time Complete Cycle Throughput Rate	CLK = 1.25MHz Acquire and Convert	78		10.4 12.8	μs μs kHz
SAMPLING DYNAMICS S/H Droop Rate S/H Acquisition Time S/H Aperture Delay S/H Aperture Jitter Sampling Skew, Channel-to-Channel			0.1 0.5 50 50 3		$\mu V/\mu s$ μs ns ps ns
DC ACCURACY Integral Linearity - ADC Differential Linearity - ADC No Missing Codes Integral Linearity - Asynchronous, Synchronous Differential Linearity - Asynchronous, Synchronous Full Scale Error Full Scale Error Other Gains Full Scale Error Drift Zero Error - ADC Zero Error - Asynchronous, Synchronous Zero Error Drift	$G = 1.0V/V$ $G = 1.0V/V$ $G = 2.5V/V$ $G = 1.0V/V$ $G = 1.0V/V$	12	± 0.5 ± 0.5 0.5 0.5 ± 10 ± 10 ± 0.5 ± 0.5	± 2 ± 2 ± 3 ± 3 2 4 ± 100 ± 100 ± 15 ± 20	LSB LSB Bits LSB LSB % of FSR % of FSR ppm/ $^{\circ}C$ ppm/ $^{\circ}C$ LSB LSB ppm/ $^{\circ}C$
AC ACCURACY Total Harmonic Distortion $f_{IN} = 1kHz$ $f_{IN} = 1MHz$ CMR	$V_{CM} = \pm 0.5V$, $f_{CM} = 1MHz$		92 70 50		dB dB dB
REFERENCE Internal Reference Voltage Internal Reference Accuracy Internal Reference Drift Internal Reference Source Current External Reference Voltage Range for Specified Linearity External Reference Current Drain		2.25	2.5 ± 0.25 ± 10 10 2.5 10	± 2 2.75	V % ppm/ $^{\circ}C$ μA V μA
DIGITAL INPUTS Logic Levels V_{IL} V_{IH} I_{IL} I_{IH} Input Capacitance	At All Digital Input Pins	0 +3.5		1.5 +5 ± 10 ± 10 15	V V μA μA pF
DIGITAL OUTPUTS Data Format Data Coding V_{OL} V_{OH} Leakage Current Output Capacitance	$I_{SINK} = 1.6mA$ $I_{SOURCE} = 500\mu A$ At All Digital Output Pins	0 4.2	12-Bit Serial BTC	0.4 5 ± 5 15	V V μA pF

SPECIFICATIONS (Cont.)

At $V_{ANA+} = +5V$, $V_{ANA-} = -5V$, $V_{DIG+} = +5V$, $V_{DIG-} = -5V$, and $T_A = -40^{\circ}C$ to $+85^{\circ}C$, using internal reference, $f_{CLOCK} = 1.25MHz$.

ANALOG-TO-DIGITAL CONVERTER CHANNELS

PARAMETER	CONDITIONS	VECANA01N			UNITS
		MIN	TYP	MAX	
POWER SUPPLIES	Specified Performance				
V_{ANA+}		+4.75	+5.0	+5.25	V
V_{ANA-}		-4.75	-5.0	-5.25	V
V_{DIG+}		+4.75	+5.0	+5.25	V
V_{DIG-}		-4.75	-5.0	-5.25	V
I_{ANA+}			15		mA
I_{ANA-}			-8		mA
I_{DIG+}			12		mA
I_{DIG-}			-10		mA
Power Dissipation			225		mW
TEMPERATURE RANGE					
Specified Performance		-40		+85	$^{\circ}C$
Derated Performance		-55		+125	$^{\circ}C$
Storage		-65		+150	$^{\circ}C$

DIGITAL-TO-ANALOG CONVERTER

PARAMETER	CONDITIONS	VECANA01N			UNITS
		MIN	TYP	MAX	
RESOLUTION	0.5LSB	8-Bits			
Output Range		0		+2.5	V
Output Settling Time			0.2	1	μs
Linearity Error				± 1	LSB
Differential Linearity				± 1	LSB
Output Current		200			μA
Offset Error			± 1	± 10	mV
Full Scale Error (including REF)				± 2	%

SIGN AND WINDOW COMPARATORS

PARAMETER	CONDITIONS	VECANA01			UNITS
		MIN	TYP	MAX	
Differential Input Voltage Range of the Window Comparators				± 2.5	V
Offset Error of the Window Comparators			± 20	± 80	mV
Hysteresis of the Window Comparators			60	100	mV
Offset Error of the Sign Current Comparators			± 5	± 20	mV
Hysteresis of the Sign Current Comparators			10	30	mV
Offset Error of the Sign Sensor Signal Comparators			± 5	± 30	mV
Hysteresis of the Sign Sensor Signal Comparators			75	90	mV
Absolute Input Range of the Comparators			± 2.9	± 3.2	V
Delay Time of the Sign Comparators			25	150	ns
Delay Time of the Window Comparators			250	1500	ns

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

Ground Voltage Difference: AGND and DGND	±0.3V
Power Supply Voltages:	
V _{ANA+}	+7V
V _{ANA-}	-7V
V _{DIG+}	+7V
V _{DIG-}	-7V
Digital Inputs	-0.3V to V _{DIG} +0.3V
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	+300°C



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


CONVERSION AND DATA TIMING

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{CONV}	A/D Conversion Time	10.4	6.2		μs
CLK	A/D Conversion Clock	1.25	2.1		MHz
t ₁	Setup Time for Conversion Before Rising Edge of Clock	50			ns
t ₂	Hold Time for Conversion After Rising Edge of Clock	50			ns
t ₃	Setup Time for Serial Out		125		ns
t ₄	Setup Time for Serial Input	30			ns
t ₅	Hold Time for Serial Input	30			ns

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
VECANA01	PLCC-68	312	-40°C to +85°C	VECANA01	VECANA01	Rails

PIN CONFIGURATION









PIN DEFINITIONS

PIN NO	NAME	TYPE ⁽¹⁾	DESCRIPTION	PIN NO	NAME	TYPE ⁽¹⁾	DESCRIPTION
1	AN3N	AI	Auxiliary analog input channel 3, Negative Side	36	ADCLK	DI	Clock for the A/D converters. The nominal clock frequency is 1.25MHz.
2	AN3P	AI	Auxiliary analog input channel 3, Positive Side	37	ADCONV	DI	Start signal for the A/D converter, active low. The first rising clock edge of ADCLK, when ADCONV is 0, starts the conversion.
3	AN2N	AI	Auxiliary analog input channel 2, Negative Side	38	NPSH	DI	Sample/hold control for sampling the position sensor signals. If the value is 1, the signals are sampled, if it is 0 they are stored.
4	AN2P	AI	Auxiliary analog input channel 2, Positive Side	39	ADIN	DI	Serial input signal for programming the D/A converter for setting the limit value of the current signals for the input voltage range of the A/D converters and for the input multiplexer of the A/D converters.
5	AN1N	AI	Auxiliary analog input channel 1, Negative Side	40	ADBUSH	DO	Conversion is executing, active low
6	AN1P	AI	Auxiliary analog input channel 1, Positive Side	41	DATACLK	—	Test pin, do not connect to in normal operation.
7	NC	—	No Connection	42	NC	—	No Connection
8	IWN	AI	Analog input of phase W current, Negative Side	43	NC	—	No Connection
9	IWP	AI	Analog input of phase W current, Positive Side	44	NC	—	No Connection
10	NC	—	No Connection	45	NC	—	No Connection
11	IVN	AI	Analog input of phase V current, Negative Side	46	U_COMP	DO	Sign of phase U current signal (IUP, IUN). If the value is positive (IUP > IUN) U_COMP is 1, if the value is negative (IUP < IUN) U_COMP is 0.
12	IVP	AI	Analog input of phase V current, Positive Side	47	U_ILIM	DO	Over-current output of phase U, active low. If IUP-IUN is greater then the positive limiting value or less than the negative limiting value, U_ILIM becomes 0.
13	NC	—	No Connection	48	A_1	DO	Sign of signal A position sensor 1 (A1P, A1N). If the value is positive (A1P > A1N) A_1 is 1, if the value is negative (A1P < A1N) A_1 is 0.
14	B1N	AI	Signal B analog input of position sensor 1, Negative Side	49	A_2	DO	Sign of signal A position sensor 2 (A2P, A2N). If the value is positive (A2P > A2N) A_2 is 1, if the value is negative (A2P < A2N) A_2 is 0.
15	B1P	AI	Signal B analog input of position sensor 1, Positive Side	50	NC	—	No Connection
16	NC	—	No Connection	51	NC	—	No Connection
17	B2N	AI	Signal B analog input of position sensor 2, Negative Side	52	A2P	AI	Signal A analog input of position sensor 2, Negative Side
18	B2P	AI	Signal B analog input of position sensor 2, Positive Side	53	A2N	AI	Signal A analog input of position sensor 2, Positive Side
19	NC	—	No Connection	54	NC	—	No Connection
20	NC	—	No Connection	55	A1P	AI	Signal A analog input of position sensor 1, Positive Side
21	B_2	DO	Sign of signal B position sensor 2 (B2P, B2N). If the value is positive (B2P > B2N) B_2 is 1, if the value is negative (B2P < B2N) B_2 is 0.	56	A1N	AI	Signal A analog input of position sensor 1, Negative Side
22	B_1	DO	Sign of signal B position sensor 1 (B1P, B1N). If the value is positive (B1P > B1N) B_1 is 1, if the value is negative (B1P < B1N) B_1 is 0.	57	NC	—	No Connection
23	V_ILIM	DO	Over-current output of phase V, active low. If IVP-IVN is greater then the positive limiting value or less than the negative limiting value, U_ILIM becomes 0.	58	IUP	AI	Analog input of phase U current, Positive Side
24	V_COMP	DO	Sign of phase V current signal (IVP, IVN). If the value is positive (IVP > IVN) V_COMP is 1, if the value is negative (IVP < IVN) V_COMP is 0.	59	IUN	AI	Analog input of phase U current, Negative Side
25	W_ILIM	DO	Over-current output of phase W, active low. If IWP-IWN is greater then the positive limiting value or less than the negative limiting value, U_ILIM becomes 0.	60	NC	—	No Connection
26	W_COMP	DO	Sign of phase W current signal (IWP, IWN). If the value is positive (IWP > IWN) W_COMP is 1, if the value is negative (IWP < IWN) W_COMP is 0.	61	DAIN	AI	Input for setting the over-current value. Normally connected to DAOUT
27	TP1	—	Test pin, do not connect to in normal operation.	62	DAOUT	AO	Output of the D/A converter for programming the over-current limit. Output is programmable from 0V to +2.5V.
28	TP2	—	Test pin, do not connect to in normal operation.	63	REFOUT	AO	Output pin of the integrated reference source, nominal voltage 2.5V.
29	UDP5V	P	Digital Supply Voltage, +5V	64	REFIN	AI	Input pin for an external reference voltage.
30	DGND	P	Digital Supply Voltage, Ground	65	REFGND	P	Ground pin of the reference source.
31	UDN5V	P	Digital Supply Voltage, -5V	66	UN5V	P	Analog Supply Voltage, -5V
32	NC	—	No Connection	67	AGND	P	Analog Supply Voltage, Ground
33	ADOUT2	DO	Serial output signal of A/D converter 2. Rising clock edges of ADCLK outputs the bits of the A/D converter with MSB first.	68	UP5V	P	Analog Supply Voltage, +5V
34	ADOUT3	DO	Serial output signal of A/D converter 3. Rising clock edges of ADCLK outputs the bits of the A/D converter with MSB first.				
35	ADOUT1	DO	Serial output signal of A/D converter 1. Rising clock edges of ADCLK outputs the bits of the A/D converter with MSB first.				

NOTE: (1) AI is Analog Input, AO is Analog Output, DI is Digital Input, DO is Digital Output, P is Power Supply Connection.



TYPICAL PERFORMANCE CURVES

At $V_{ANA+} = +5V$, $V_{ANA-} = -5V$, $V_{DIG+} = +5V$, $V_{DIG-} = -5V$ and $T_A = 25^{\circ}C$, using internal reference, $f_{CLOCK} = 1.25MHz$.



TYPICAL PERFORMANCE CURVES (Cont.)

At $V_{ANA+} = +5V$, $V_{ANA-} = -5V$, $V_{DIG+} = +5V$, $V_{DIG-} = -5V$ and $T_A = 25^{\circ}C$, using internal reference, $f_{CLOCK} = 1.25MHz$.



FUNCTIONAL DESCRIPTION

The VECAN01 is a triple 12-bit SAR A/D converter that operates from dual $\pm 5V$ power supplies. The part contains three 12-bit successive approximation ADCs, multiplexer for 10 fully differential inputs, 5 differential input synchronized sample-and-hold amplifiers, plus two asynchronous

sample-and-hold amplifier. It communicates over three synchronous SPI/SSI serial output and one input ports. The VECANA01 operates on external clock that also determines the output data rate (see Figure 2).




FIGURE 1. Functional Diagram.

MULTIPLEXERS

The VECANA01 has several input multiplexers that are used to select the desired analog inputs and connect the proper sample-and-hold outputs to the PGAs and A/D converters. A decoder receives its inputs from the Input Setup Register and drives the MUXs (see Table VII and Table VIII for information on selecting the input channel). The input multiplexers can take full differential or single-ended signals (see Figure 4 and Table III). The analog signals stay differential through the sample holds and the PGAs all the way to the inputs of the A/D converter. This provides the best possible noise rejection.

SAMPLE-AND-HOLD

The VECANA01 contains seven sample-and-hold amplifiers. Five of them (SH₁ through SH₅) sample simultaneously and have their sample-and-hold timing internally synchronized (the timing is shown in Figure 2). Three of the sample-and-holds (SH₁, SH₃, and SH₅) are connected to the input multiplexers so that they can provide simultaneous sampling for all of their channel inputs. In addition, SH₂ and SH₄ simultaneously sample the third input of their channel (A2 and B2, respectively). This is useful in motor control applications where A1 and B1 are the quadrature inputs for one position sensor, and A2 and B2 are the quadrature inputs for a second position sensor (see Figure 9). In that application, it is desir-

able to sample the quadrature inputs of a given position sensor at the same time (even though they are converted on successive conversion cycles) (see Table VII), so that their values are captured at the same shaft position. The VECANA01 also has the capability for limited asynchronous sampling. The sampling of SH₆ and SH₇ is controlled asynchronously by the control signal NPSH (see Table VII). This allows two inputs, each on Channel 1 and Channel 2 (see Table VIII) to be sampled asynchronously from the timing of the other sample holds. This can be useful in motor control applications where the two inputs for each channel need to be sampled asynchronously to a reference point.

ADCS AND PGAS

The VECANA01 contains three signal channels each with a 12-bit A/D converter output. The A/D converters operate synchronously and their serial outputs occur simultaneously (Table IX gives the analog input/digital output relationships). Programmable gain amplifiers precede the A/D converters (Table IX gives gain select information). For channels one and two, the PGAs are effective for all three analog inputs. For the third channel, only the IW input is gain changed by the PGA. Inputs AN1, AN2, and AN3 are connected to the A/D converter three at a fixed gain of 1.0V/V regardless of the gain select value.




FIGURE 2. Timing Diagram.

VOLTAGE REFERENCE

The VECANA01 contains an internal 2.5V voltage reference. It is available externally through an output buffer amplifier. If it is desired to use an external reference, one may be connected at the REFIN pin. The output resistance of this pin for the external reference voltage is typically 7k Ω . This then overrides the internal 2.5V reference and is connected to the A/D converter. It is also available as a buffered output at the REFOUT pin.

The reference voltage shall be buffered by an external capacitor (approx. 2.2 μ F) on the REFIN pin and also on the REFOUT pin (see Figure 3), as close as possible to the pin.




FIGURE 3. Reference Voltage Connection.

DIGITAL-TO-ANALOG CONVERTER

An 8-bit DAC provides 256 output voltage levels from 0V to 2.499V (see Table I for input/output relationships). The DAC is controlled by the DAC Input portion of the input setup word. The DAC Input portion of the word is strobed into the DAC at the end of the conversion cycle (14th CLK pulse in Figure 2).

DIGITAL INPUT DAC INPUT ₀₋₇		ANALOG OUTPUT
HEX CODE	BINARY CODE	
00 _H	0000 0000	0V
01 _H	0000 0001	+0.0098V
.	.	.
.	.	.
FF _H	1111 1111	+2.499

TABLE I. DAC Input/Output Relationships.

DAC OUTPUT VOLTAGE

The value of the DAC output voltage is determined by the DAC Input portion of the ADIN word (bits 0 through 7, see Figure 2). The 8-bit DAC has 256 possible output steps from 0V to +2.499V. The value of 1LSB is 0.0098V.

OTHER DIGITAL INPUTS AND OUTPUTS

Sampling and conversion is controlled by the ADCONV and ADCLK input (see Figure 2). The VECANA01 is designed to operate from an external clock supplied at the ADCLK

input. This allows the conversion to be synchronous with system timing so that transient noise effects can be minimized. The ADCLK signal may run continuously or may be supplied only during convert sequences. The ADBUSY and DATACLK signals are internally generated and are supplied to make interfaces with microprocessors easier (see Figures 2 and 9).

POWER-UP INITIALIZATION

When power is applied to the VECANA01, two conversion cycles are required for initialization before valid digital data is transmitted on the third cycle. The first conversion, after power is applied, is performed with indeterminate configuration values in the double buffer output of the Input Setup Register. The second conversion cycle loads the desired values into the register. The third conversion uses those values to perform proper conversions and output valid digital data from each of the A/D converters.

CLOCK POSITIONS ⁽¹⁾	DESCRIPTION	FUNCTIONS
2-9	DAC Input ₀₋₇	Sets DAC Output Voltage
10-11	Gain Select ₀₋₁	Sets PGA Gains
12-14	Input Select ₀₋₂ Conditions	Determines Multiplexers

NOTE: (1) See Figure 2, "Clock Pulse Reference No."

TABLE II. Description of Configurable Parameters.

CONFIGURABLE PARAMETERS

Configurable parameters are:

- PGA Gain
- Input Multiplexer and Sample-and-Hold Selection
- DAC Output Voltage

Configuration information for these parameters is contained in the ADIN word (see Figure 2). As one conversion is taking place, the configuration for the next conversion is being loaded into the buffered Input Setup Register via the ADIN word. Tables I, VII, VIII and X shows information regarding these parameters.

ANALOG-TO-DIGITAL CONVERTERS

ARCHITECTURE

The A/D converters are 12-bit, successive approximation types implemented with a switched capacitor circuitry.

CLOCK RATE

The clock for the A/D converter conversion is supplied externally at the ADCLK pin. Typical clock frequency for specified accuracy is 1.25MHz. This results in a complete conversion cycle (S/H acquisition and A/D conversion) of 10.4 μ s.

INPUT/OUTPUT

The VECANA01 is designed for bipolar input voltages and uses a binary two's complement digital output code. A programmable gain function is associated with each A/D converter. This changes the full-scale analog input range and the analog resolution of the converter. Details are shown in Table IX.

DIFFERENTIAL AND COMMON-MODE INPUT VOLTAGES

The VECANA01 is designed with full differential signal paths all the way from the multiplexer inputs through to the input of the A/D converters. This was done to provide superior high frequency noise rejection. As is common with most differential input semiconductor devices, there are compound restrictions on the combination of differential and common-mode input voltages. This matter is made slightly more complicated by the fact that most of the analog inputs are capable of being affected by the programmable gain function. The possible differential and single-ended configurations are shown in Figures 4a and 4b. The maximum differential and common-mode restrictions are shown in Table III.

GAIN SELECT CODE	0	1	2	3
Gain	5.0V/V	2.5V/V	1.25V/V	1.0V/V
Full Scale Range (V_D with $V_{CM} = 0$)	$\pm 0.5V$	$\pm 1.0V$	$\pm 2.0V$	$\pm 2.5V$
Largest Positive Common Mode Voltage, V_{CM+}	+2.7V	+2.4V	+1.9V	+1.6V
Largest Negative Common Mode Voltage, V_{CM-}	-2.7V	-2.4V	-1.9V	-1.6V

TABLE III. Differential and Common Mode Voltage Restrictions.




FIGURE 4. (a) Differential Signal Source. (b) Single-ended Input.

INPUT SETUP

As the A/D converters are converting and transmitting their serial digital data for one conversion cycle, a setup word is received to be used for the next conversion cycle. The 13-bit word is supplied at the ADIN pin (see Figure 1), and is stored in the buffered Input Setup Register. The Input Select and Gain Select portions of the word are decoded and determine the state of the multiplexers and PGAs (see CONFIGURABLE PARAMETERS section).

INPUT MULTIPLEXER AND SAMPLE HOLD SELECTION

The Input Select portion of the ADIN word (bits 10, 11 and 12) (see Figure 2) are decoded and determine the open/closed condition of the multiplexer switches. This in turn determines which input signals are connected to the sample and holds and which sample and holds are connected to the PGAs/ADCs.

SIGN OF THE INPUT SIGNALS

The VECANA01 contains seven comparators, which acquire the signals of the first seven input analog signals. The digital outputs of the sign comparators are the signals X_COMP. If the positive input value is greater than the negative input value, the X-COMP output becomes High (logic "1") or if the reverse, the X-COMP output is Low (logic "0"), (see Table IV).

IUP – IUN	U_COMP
A1P – A1N	A_1
A2P – A2N	A_2
IVP – IVN	V_COMP
B1P – B1N	B_1
B2P – B2N	B_2
IWP – IWN	W_COMP
> 0	1
< 0	0

TABLE IV. Input - Output Relation.

The typical hysteresis value of comparators U_COMP, V_COMP and W_COMP is 10mV. The typical hysteresis value of comparators A_1, A_2, B_1, and B_2 is 50mV. AC motor control applications will typically use 10mV hysteresis for phase current measurement and 50mV hysteresis for positioning sensor measurement.

OVER RANGE RECOGNITION

The VECANA01 also includes three window comparators for the three input signals IU, IV and IW. Each window comparator is composed of two comparators that are monitoring the input value on the positive range limit (U_{PLIM}) and negative range limit (U_{NLIM}). The output values of the window comparators are output via the pins U_ILIM, V_ILIM and W_ILIM. The two range limiting values are symmetrical to the zero point ($U_{NLIM} = -U_{PLIM}$) and are determined by pin

DAIN. See Figure 5 for graphical view of the over limit set function (typically used for setting the current protection value), The DAIN value will determine the fixed range. Normally this pin is connected to DAOOUT (the DAC output). In order to be able to program the range value through the control value DAC Input word, the DAC Input is an 8-bit wide unsigned value (controls the digital-to-analog converter output voltage (DAOOUT)). This D/A converter has an output voltage range of 0V to 2.5V (see Table I).

DAC INPUT	U_{PLIM}	U_{NLIM}
0H	0V	0V
1H	+0.0098V	-0.0098V
2H	+0.0195V	-0.0195V
0FEH	+2.4805V	-2.4805V
0FFH	+2.4902V	-2.4902V

TABLE V. Over-Current Limit as a Function DAC Input.

If the input voltage exceeds the positive range limit ($IXP - IXN > U_{PLIM}$) or it remains under the negative range ($IXP - IXN < U_{NLIM}$), then the corresponding window comparator output is Low (logic “0”) (U_{ILIM} , V_{ILIM} , or W_{ILIM}). If the input value is within the limits, the comparator output is High (logic “1”). The input signal and output X_{ILIM} signals are shown in Table VI.

$IUP - IUN$	U_{ILIM}
$IVP - IVN$	V_{ILIM}
$IWP - IWN$	W_{ILIM}
$(IXP - IXN) > U_{PLIM}$	0
$U_{PLIM} > (IXP - IXN) > U_{NLIM}$	1
$U_{NLIM} > (IXP - IXN)$	0

TABLE VI. The Limiting Value as Function of DAC Input.

The input voltage range of the comparators is the same as the A/D converter when the Gain Select is 3. The typical value of the hysteresis of the comparators is 50mV. Figure 5 shows the Logic State of the U_{COMP} and U_{ILIM} outputs for the input signal $IVP - IUN$. The output resistance of the D/A converter is approximately 10k Ω . The output voltage, DAOOUT should be buffered by a capacitor of approximately 100nF (see Figure 6) The resulting time constant is approximately 1ms and typical does not disturb most applications.

INPUT SIGNALS FOR PGAS/ADCS

Table VII shows the relationships between the value of Input Select₀₋₂ and the signals that are converted.

Input Select = 7H—Synchronously sample and convert input signals IU, IV, and IW.




FIGURE 5. Acquisition of the Current Sign and of the Over-Current.

INPUT SELECT ₀₋₂		ANALOG SIGNAL CONNECTED TO PGA _x /ADC _x		
HEX CODE	BINARY CODE	PGA ₁ /ADC ₁	PGA ₂ /ADC ₂	PGA ₃ /ADC ₂
0 _H	000	Undefined	Undefined	AN3
1 _H	001	A _X via SH ₆ ⁽¹⁾	B _X via SH ₇ ⁽¹⁾	AN3
2 _H	010	A ₂ via SH ₁	B ₂ via SH ₃	AN2
3 _H	011	A ₂ via SH ₂	B ₂ via SH ₄	AN2
4 _H	100	A1	B1	AN1
5 _H	101	A1	B1	AN1
6 _H	110	A1	B1	AN1
7 _H	111	IU	IV	IW

NOTE: (1) See Table VIII for Operation.

TABLE VII. Input Controls for Synchronous Sample Holds.

Input Select = 4H, 5H, 6H—Synchronously sample and convert input signals A1, B1, and AN1. These codes also cause SH₂ and SH₄ to sample their inputs. Values 4_H, 5_H, 6_H have different effects on the inputs to SH₆ and SH₇ (see Table VIII).

INPUT SELECT ₀₋₂		ANALOG SIGNAL CONNECTED TO	
HEX CODE	BINARY CODE	SH ₆	SH ₇
0 _H	000	No Effect	No Effect
1 _H	001	No Effect	No Effect
2 _H	010	No Effect	No Effect
3 _H	011	No Effect	No Effect
4 _H	100	Open	Open
5 _H	101	A1	B1
6 _H	110	A2	B2
7 _H	111	No Effect	No Effect

TABLE VIII. Input Controls for Asynchronous Sample Holds.

Input Select = 3H—Convert A2 via SH₂, B2 via SH₄, and AN2 (A2 and B2 are from the value sampled in a preceding conversion cycle with Input Select = 4_H, 5_H or 6_H).

Input Select = 2H—Convert A2 via SH₁, B2 via SH₃, and AN2.




FIGURE 6. Basic Circuit Configuration.

DESCRIPTION	ANALOG INPUT				DIGITAL OUTPUT	
GAIN SELECT CODE	0	1	2	3	BINARY TWO'S COMPLEMENT FORMAT	
GAIN	5V/V	2.5V/V	1.25V/V	1.0V/V		
FULL SCALE RANGE	±0.5V	±1.0V	±2.0V	±2.5V	HEX CODE	BINARY CODE
+Full Scale (FS –1LSB)	+0.49976	+0.9995V	+1.999V	+2.499	7FF _H	0111 1111 1111
One Bit above Mid-Scale	+0.244mV	+0.488mV	+0.976mV	+1.22mV	001 _H	0000 0000 0001
Mid-Scale	0V	0V	0V	0V	000 _H	0000 0000 0000
One Bit Below Mid-Scale	–0.244V	–0.488mV	–0.976mV	–1.22mV	FFF _H	1111 1111 1111
–Full Scale	–0.500V	–1.000V	–2.000V	–2.500V	800 _H	1000 0000 0000

NOTE: The programmable gain function applies to all three input channels for ADC₁ and ADC₂. However, the programmable gain function only applies to the first input (IW) for ADC₃. The other three inputs (AN1, AN2, and AN3) are not affected by the GAIN SEL input. They operate at a fixed gain of 1V/V and thus have a fixed ±2.5V full scale input range.

TABLE IX. Analog Input - Digital Output Relationships.

Input Select = 1H—Input AN3 is converted by ADC₃. The output of the asynchronous sample holds, SH₆ and SH₇, are converted by PGA₁/ADC₁ and PGA₂/ADC₂, respectively. Note that the inputs to SH₆ and SH₇ are determined by previous Input Select values (see Table VIII). Thus, to properly convert the output of one of the asynchronous sample holds it is first necessary to choose its input with a previous conversion cycle. Also, the output of SH₆ or SH₇ will only be converted if NPSH goes low before the ADCONV command is received.

Input Select = 0 H—AN3 is converted by ADC₃. The inputs to PGA₁/ADC₁ and PGA₂/ADC₂ are undefined.

PGA GAIN

The PGA gain is determined by the Gain Select portion (bits 8 and 9) in the ADIN word (see Figure 2). There is one gain input that sets the same gain for all three PGAs. The gain values and allowable full-scale inputs are shown in Table X.

GAIN SELECT _{0:1}	GAIN SETTING	FULL SCALE INPUT
0 _H	5.0V/V	±0.5V
1 _H	2.5V/V	±1.0V
2 _H	1.25V/V	±2.0V
3 _H	1.0V/V	±2.5V

TABLE X. Gain Select Information.

For channels one and two the PGAs set the gain for all three analog inputs. For the third channel, only the IW input is gain changed by the PGA. Inputs AN1, AN2, and AN3 are connected to A/D converter three at a fixed gain of 1.0V/V regardless of the Gain Select value.

CONVERSIONS FROM THE ASYNCHRONOUS SAMPLE HOLDS

Decoding the Input Select value also determines which inputs are applied to the two asynchronously controlled sample holds (SH₆ and SH₇) (see Table VIII.) One of the three possible inputs is selected by the Input Select value

being 4, 5, or 6. The “No Effect” states indicate that these values of Input Select have no effect on the multiplexers at the input of SH₆ and SH₇. When one of the “No Effect” values of Input Select is presented, the multiplexers will not be changed (i.e., their condition is determined by the last 4, 5, or 6 value of Input Select that existed prior to the “No Effect” state). Note that Input Select = 1_H presents the output of SH₆ and SH₇ to PGA₁/ADC₁ and PGA₂/ADC₂, respectively (see Table VII). Therefore, in order to properly convert the asynchronous sampled signals, it is first necessary to choose an input signal (Input Select equal 5 or 6 in Table VIII) with one load/convert cycle and then convert the sample hold output (Input Select = 4 in Table VII) in a following conversion cycle.

POWER SUPPLY

The VECANA01 requires an analog and digital supply voltage of ±5V. The substrate is connected to UP5V. The voltage difference between the analog and digital supply pin is not allowed to exceed a maximal value of 300mV. For this reason the circuit shown in Figure 7 is recommended for the power supply. The analog and digital power supplies are driven by a common source. Intermediate resistors provide for decoupling. Local current-limited voltage regulators generate the ±5V from the analog supply voltages ±U_B. This guarantees a further noise reduction. The diodes are responsible for protecting the regulation and prevent polarity inversion. The zener diode protects against over-voltage possible from over-voltages to the analog inputs. Typical values for the resistors and capacitors are:

- R_A ≈ 3Ω
- R_D ≈ 3Ω
- C_D ≈ 22μF
- C_A ≈ 22μF
- C_B ≈ 100nF
- C_R ≈ 2.2μF




FIGURE 7. Power Supply of VECANA01.

CONNECTION BETWEEN VECANA01 AND DSP

The interface between the VECANA01 and dSMC101 comprises the control signals for the A/D converters (ADCLK, ADCONV, ADIN, ADOUT1-3, NPSH, ADBUSY and DATACLK) and the comparator signals (X_COMP and X_ILIM). The signal levels and the driver capacity of the two chips are compatible. In order to avoid noise injection of the digital power supply into the analog VECANA01 chip, it is recommended to damp all digital lines with an intermediate resistor of approximately 100Ω as near as possible to the analog chip.




FIGURE 8. Damping of All Digital Lines.

SICAN dSMC101 INTERFACE

The internal logic of the VECANA01 is designed for easy control and data interface with DSPs. Figure 9 shows the interface for loading the input control word from the DSP data bus into the serial input of the VECANA01.




FIGURE 9. DSP Interface for Sican dSMC101.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
VECANA01	LIFEBUY	PLCC	FN	68	18	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR		VECANA01	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.