

Description

The AP64060/AP64062 are a 600mA, synchronous buck converter with a wide input voltage range of 4.5V to 40V. The device fully integrates a 600mΩ high-side power MOSFET and a 300mΩ low-side power MOSFET to provide high-efficiency step-down DC-DC conversion.

The AP64060/AP64062 devices are easily used by minimizing the external component count due to its adoption of peak current mode control along with its integrated loop compensation network.


The AP64060/AP64062 designs are optimized for electromagnetic interference (EMI) reduction. The device has a proprietary gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off times, which reduces high-frequency radiated EMI noise caused by MOSFET switching.

The devices are available in the TSOT26 package.

Features

- VIN 4.5V to 40V
- 600mA Continuous Output Current
- Less than 0.1% Output Ripple at 12V
- 90μA Low Quiescent Current (Pulse-Frequency Modulation)
- 1.2MHz/2MHz Switching Frequency Options
- Supports Pulse-Frequency Modulation (PFM)
- Proprietary Gate Driver Design for Best EMI Reduction
- Precision Enable Threshold to Adjust UVLO
- Protection Circuitry
 - Undervoltage Lockout (UVLO)
 - Output Overvoltage Protection (OVP)
 - Cycle-by-Cycle Peak Current Limit
 - Thermal Shutdown
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. "Green" Device (Note 3)**
- **An automotive-compliant part is available under a separate datasheet ([AP64060Q](#))**

Pin Assignments



Applications

- 5V, 12V, and 24V distributed power bus supplies
- eMeters
- eBikes
- White goods and small home appliances
- FPGA, DSP, and ASIC supplies
- General-purpose point-of-load devices

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Figure 10 is a line graph showing Efficiency (%) versus IOUT (A) for the TPS20450. The x-axis (IOUT) is logarithmic, ranging from 0.001 A to 1.000 A. The y-axis (Efficiency) is linear, ranging from 0% to 100%. Four curves are plotted, representing different input/output voltage and inductor combinations:

- Blue line:** VIN=12V, VOUT=5V, L=15μH. This curve shows the highest efficiency, starting at approximately 65% at 0.001 A and peaking at about 93% around 0.03 A.
- Red line:** VIN=12V, VOUT=3.3V, L=15μH. This curve starts at approximately 55% at 0.001 A and peaks at about 90% around 0.03 A.
- Green line:** VIN=24V, VOUT=5V, L=15μH. This curve starts at approximately 45% at 0.001 A and peaks at about 88% around 0.03 A.
- Purple line:** VIN=24V, VOUT=3.3V, L=15μH. This curve shows the lowest efficiency, starting at approximately 38% at 0.001 A and peaking at about 85% around 0.03 A.

All curves show a characteristic peak in efficiency at a load current of approximately 0.03 A, followed by a slight decline at higher currents.

Figure 10 is a line graph showing Efficiency (%) versus Load Current (I_{OUT} in A) for the Buck Converter. The x-axis is logarithmic, ranging from 0.001 A to 1.000 A. The y-axis ranges from 0% to 100% efficiency. Four curves are plotted, representing different input/output voltage and inductor combinations:

- $V_{IN} = 12V, V_{OUT} = 5V, L = 10\mu H$ (Blue line)
- $V_{IN} = 12V, V_{OUT} = 3.3V, L = 8.2\mu H$ (Red line)
- $V_{IN} = 24V, V_{OUT} = 5V, L = 10\mu H$ (Green line)
- $V_{IN} = 24V, V_{OUT} = 3.3V, L = 8.2\mu H$ (Purple line)

The graph shows that efficiency generally increases with load current and is higher for higher input voltages and larger inductors. The blue curve (12V/5V/10μH) shows the highest efficiency, peaking around 90% at 0.1A. The purple curve (24V/3.3V/8.2μH) shows the lowest efficiency, peaking around 80% at 0.1A.

May 2025
© 2025 Copyright Diodes Incorporated. All Rights Reserved.

Pin Descriptions

Pin Name	Pin Number	Function
BST	1	High-Side Gate Drive Boost Input. BST supplies the drive for the high-side n-channel power MOSFET. A 100nF capacitor is recommended from BST to SW to power the high-side driver.
GND	2	Power Ground.
FB	3	Feedback Sensing Terminal for the Output Voltage. Connect this pin to the resistive divider of the output. See <i>Setting the Output Voltage</i> section for more details.
EN	4	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to turn it off. Connect to VIN for automatic startup. The EN has a precision threshold of 1.21V for programming the UVLO. See <i>Enable</i> section for more details.
VIN	5	Power Input. VIN supplies the power to the IC as well as the step-down converter power MOSFETs. Drive VIN with a 4.5V to 40V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise due to the switching of the IC. See <i>Input Capacitor</i> section for more details.
SW	6	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.

Functional Block Diagram




Figure 3. Functional Block Diagram

Absolute Maximum Ratings (@T_A = +25°C, unless otherwise specified.) (Note 4)

Symbol	Parameter	Rating	Unit
VIN	Supply Pin Voltage	-0.3 to +42.0 (DC)	V
		-0.3 to +46.0 (400ms)	
V _{FB}	Feedback Pin Voltage	-0.3V to +6.0	V
V _{EN}	Enable Pin Voltage	-0.3 to +42.0	V
V _{SW}	Switch Pin Voltage	-0.3 to VIN + 0.3 (DC)	V
		-2.5 to VIN + 2.0 (20ns)	
V _{BST}	Bootstrap Pin Voltage	V _{SW} - 0.3 to V _{SW} + 6.0	V
T _{ST}	Storage Temperature	-65 to +150	°C
T _J	Junction Temperature	+170	°C
T _L	Lead Temperature	+260	°C
ESD Susceptibility (Note 5)			
HBM	Human Body Model	±2000	V
CDM	Charged Device Model	±1000	V

- Notes:
- Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.
 - Semiconductor devices are ESD sensitive and can be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

Package Thermal Information

Symbol	Parameter	Rating, JEDEC (Note 6)	AP64060 EVM (Note 7)	Unit
θ _{JA}	Junction to Ambient	89	80	°C/W
θ _{JC(TOP)}	Junction to Case (Top)	36	30	°C/W
θ _{JB}	Junction to Board (Bottom)	13	10	°C/W
ψ _{JT}	Junction to Top Characterization Parameter	2	1.5	°C/W
ψ _{JB}	Junction to Board Characterization Parameter	13	12	°C/W
θ _{JC(BOT)}	Junction to Case (Bottom)	12	10	°C/W

- Note:
- Device mounted on FR-4 substrate, JEDEC 4 layer 50mm x 50mm PCB board (2oz copper), with minimum recommended pad layout.
 - Device mounted on Diodes Incorporated's evaluation board. See the user guide for more details.

Recommended Operating Conditions (Note 8) (@T_A = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
VIN	Supply Voltage	4.5	40	V
VOUT	Output Voltage	0.8	26	V
T _A	Operating Ambient Temperature Range	-40	+85	°C
T _J	Operating Junction Temperature Range	-40	+125	°C

- Note:
- The device function is not guaranteed outside of the recommended operating conditions.

Electrical Characteristics (@T_J = +25°C, V_{IN} = 12V, unless otherwise specified. Min/Max limits apply across the recommended junction temperature range, -40°C to +125°C, and input voltage range, 3.8V to 40V, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
ISHDN	Shutdown Supply Current	V _{EN} = 0V	—	1	10	μA
I _Q	Supply Current (Quiescent)	V _{EN} = Floating, R2 = OPEN, No Load, V _{BST} - V _{SW} = 5V	—	90	—	μA
UVLO	VIN Undervoltage Rising Threshold	—	—	4.2	4.4	V
	VIN Undervoltage Hysteresis	—	—	440	—	mV
R _{DS(ON)1}	High-Side Power MOSFET On-Resistance (Note 9)	—	—	600	—	mΩ
R _{DS(ON)2}	Low-Side Power MOSFET On-Resistance (Note 9)	—	—	300	—	mΩ
I _{PEAK_LIMIT}	HS Peak Current Limit (Note 9)	—	0.80	0.90	1.30	A
I _{VALLEY_LIMIT}	LS Valley Current Limit (Note 9)	—	—	0.7	—	A
I _{PFMPK}	PFM Peak Current Limit	V _{OUT} = 5V, L = 10μH	—	40	—	mA
I _{ZC}	Zero Cross Current Threshold	—	—	10	—	mA
f _{SW}	Oscillator Frequency	AP64060	—	2	—	MHz
		AP64062	—	1.2	—	MHz
t _{ON_MIN}	Minimum On-Time	—	—	60	—	ns
V _{FB}	Feedback Voltage	CCM, T _J = -40°C to +125°C, AP64060	784	800	816	mV
		CCM, T _J = -40°C to +125°C, AP64062	795	810	825	mV
V _{EN_H}	EN Logic High	—	—	1.21	1.25	V
V _{EN_L}	EN Logic Low	—	1.03	1.10	—	V
t _{SS}	Soft-Start Time	—	—	1	—	ms
T _{SD}	Thermal Shutdown Threshold (Note 9)	—	—	+170	—	°C
T _{Hys}	Thermal Shutdown Hysteresis (Note 9)	—	—	+35	—	°C

Note: 9. Compliance with the datasheet limits is assured by one or more methods: production test, characterization, and/or design.

Typical Performance Characteristics (@ $T_A = +25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, AP64060, unless otherwise specified.)




Figure 4. Efficiency vs. Output Current, $V_{IN} = 12\text{V}$




Figure 5. Efficiency vs. Output Current, $V_{IN} = 24\text{V}$




Figure 6. Line Regulation




Figure 7. Load Regulation




Figure 8. Feedback Voltage vs. Temperature




Figure 9. t_{on-min} vs. Temperature

Typical Performance Characteristics (@ $T_A = +25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, AP64060, unless otherwise specified.)
(continued)




Figure 10. I_q vs. Temperature




Figure 11. I_{SHDN} vs. Temperature




Figure 12. V_{IN} Power-On Reset and UVLO vs. Temperature




Figure 13. f_{sw} vs. I_{OUT} (A)




Figure 14. Output Voltage Ripple, $V_{OUT} = 5\text{V}$; $I_{OUT} = 50\text{mA}$




Figure 15. Output Voltage Ripple, $V_{OUT} = 5\text{V}$; $I_{OUT} = 600\text{mA}$

Typical Performance Characteristics (@ $T_A = +25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, AP64060, unless otherwise specified.)
(continued)




Figure 16. Output Voltage Ripple, $V_{OUT} = 3.3\text{V}$; $I_{OUT} = 50\text{mA}$




Figure 17. Output Voltage Ripple, $V_{OUT} = 3.3\text{V}$; $I_{OUT} = 600\text{mA}$




Figure 18. Load Transient, $V_{IN} = 12\text{V}$, $I_{OUT} = 50\text{mA}$ to 600mA




Figure 19. Load Transient, $V_{IN} = 24\text{V}$, $I_{OUT} = 50\text{mA}$ to 600mA

Typical Performance Characteristics (@ $T_A = +25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, AP64060, unless otherwise specified.)
(continued)




Figure 20. Startup Using EN, IOU = 600mA




Figure 21. Shutdown Using EN, IOU = 600mA




Figure 22. Output Short Protection, IOU = 600mA




Figure 23. Output Short Recovery, IOU = 600mA

Application Information

1. Pulse-Width-Modulation (PWM) Operation

The AP64060/AP64062 device is a 4.5V-to-40V input, 600mA output, EMI friendly, fully integrated synchronous buck converter. Refer to the block diagram in Figure 3. The device employs fixed-frequency peak current mode control. The internal 1.2MHz (for AP64062) and 2MHz (for AP64060) clock's rising edge initiates turning on the integrated high-side power MOSFET, Q1, for each cycle. When Q1 is on, the inductor current rises linearly and the device charges the output capacitor. The current across Q1 is sensed and converted to a voltage with a ratio of R_T via the CSA block. The CSA output is combined with an internal slope compensation, S_E , resulting in V_{SUM} . When V_{SUM} rises higher than the COMP node, the device turns off Q1 and turns on the low-side power MOSFET, Q2. The inductor current decreases when Q2 is on. On the rising edge of next clock cycle, Q2 turns off and Q1 turns on. This sequence repeats every clock cycle.

The error amplifier generates the COMP voltage by comparing the voltage on the FB pin with an internal 0.8V reference. An increase in load current causes the feedback voltage to drop. The error amplifier thus raises the COMP voltage until the average inductor current matches the increased load current. This feedback loop regulates the output voltage. The internal slope compensation circuitry prevents subharmonic oscillation when the duty cycle is greater than 50% for peak current mode control.

The peak current mode control, integrated loop compensation network, and built-in 1ms soft-start time simplifies the AP64060/AP64062 footprint as well as minimizes the external component count.

2. Pulse-Frequency-Modulation (PFM) Operation

In heavy-load conditions, the AP64060/AP64062 operates in forced PWM mode. As the load current decreases, the internal COMP node voltage also decreases. At a certain limit, if the load current is low enough, the COMP node voltage is clamped and is prevented from decreasing any further. The voltage at which COMP is clamped corresponds to the 200mA PFM peak inductor current limit. As the load current approaches zero, the AP64060/AP64062 enters PFM mode to increase the converter power efficiency at light-load conditions. When the inductor current decreases to 50mA, zero cross detection circuitry on the low-side power MOSFET, Q2, forces it off. The buck converter does not sink current from the output when the output load is light and while the device is in PFM. Because the AP64060/AP64062 works in PFM during light-load conditions, it can achieve power efficiency of up to 82% at a 5mA load condition.

The quiescent current of the AP64060/AP64062 is 90 μ A typical under a no-load, non-switching condition.

3. Enable

When disabled, the device shutdown supply current is only 1 μ A. When applying a voltage greater than the EN logic-high threshold (typical 1.21V, rising), the AP64060/AP64062 enables all functions, and the device initiates the soft-start phase. The EN pin is a high-voltage pin and can be directly connected to VIN to automatically start up the device as VIN increases. The AP64060/AP64062 has a built-in 1ms soft-start time to prevent output voltage overshoot and inrush current. When the EN voltage falls below its logic-low threshold (typical 1.10V, falling), the internal SS voltage discharges to ground and device operation disables.

The EN pin can also be used to program the undervoltage lockout thresholds. See *Adjusting Undervoltage Lockout (UVLO)* section for more details.

4. Adjusting Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to prevent the IC from insufficient input voltages. The AP64060/AP64062 device has a UVLO comparator that monitors the input voltage and the internal bandgap reference. The AP64060/AP64062 is disabled if the input voltage falls below 3.8V. In this UVLO event, both the high-side and low-side power MOSFETs turn off.

For applications requiring higher VIN UVLO threshold voltages than is provided by the default setup, an external resistor R3 added in series to the EN pin along with an internal 480k Ω configures the VIN UVLO threshold voltages as shown in Figure 24.

Application Information (continued)




Figure 24. Programming UVLO

The resistive divider resistor values are calculated by:

$$R3 = 480k\Omega \frac{(V_{ON} - 1.21V)}{1.21V} \quad \text{Eq. 1}$$

Where:

- V_{ON} is the rising edge VIN voltage to enable the regulator and is greater than 4.2V.

5. Output Overvoltage Protection (OVP)

The AP64060/AP64062 implements output OVP circuitry to minimize output voltage overshoots during decreasing load transients. The high-side power MOSFET turns off and the low-side power MOSFET turns on when the output voltage exceeds its target value by 10% in order to prevent the output voltage from continuing to increase.

6. Overcurrent Protection (OCP)

The AP64060/AP64062 has cycle-by-cycle peak current limit protection by sensing the current through the internal high-side power MOSFET, Q1. While Q1 is on, the internal sensing circuitry monitors its conduction current. Once the current through Q1 exceeds the peak current limit, Q1 immediately turns off.

7. Thermal Shutdown (TSD)

If the junction temperature of the device reaches the thermal shutdown limit of 170°C, the AP64060/AP64062 shuts down both its high-side and low-side power MOSFETs. When the junction temperature reduces to the required level (135°C typical), the device initiates a normal power-up cycle with soft-start.

Application Information (continued)

8. Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator's temperature rise is given by:

$$T_{\text{RISE}} = PD \cdot (\theta_{JA}) \quad \text{Eq. 2}$$

Where:

- PD is the power dissipated by the regulator.
- θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T_J , is given by:

$$T_J = T_A + T_{\text{RISE}} \quad \text{Eq. 3}$$

Where:

- T_A is the ambient temperature of the environment.

For the TSOT26 package, the θ_{JA} is 80°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of +150°C when considering the thermal design. Figure 25 shows a typical derating curve versus ambient temperature.




Figure 25. Output Current Derating Curve vs. Ambient Temperature, $V_{\text{IN}} = 12\text{V}$, $V_{\text{OUT}} = 1.2\text{V to } 5\text{V}$

Application Information (continued)

9. Setting the Output Voltage

The AP64060/AP64062 has adjustable output voltages starting from 0.8V using an external resistive divider. An optional external capacitor, C4 in Figure 1, of 10pF to 220pF improves the transient response. The resistor values of the feedback network are selected based on a design trade-off between efficiency and output voltage accuracy. There is less current consumption in the feedback network for high resistor values, which improves efficiency at light loads. However, values too high cause the device to be more susceptible to noise affecting its output voltage accuracy. R1 can be determined by the following equation:

$$R1 = R2 \cdot \left(\frac{VOUT}{0.8V} - 1 \right) \quad \text{Eq. 4}$$

Table 1 shows a list of recommended component selections for common AP64060/AP64062 output voltages referencing Figure 1.

Table 1. Recommended Component Selections

AP64060/AP64062								
Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	L (AP64060) (μH)	L (AP64062) (μH)	CIN (μF)	COU (μF)	C3 (nF)	C4 (pF)
1.8	27.4	22.1	4.7	6.8	2.2	10x2	100	OPEN
2.5	47.5	22.1	6.8	6.8	2.2	10x2	100	OPEN
3.3	69.8	22.1	8.2	10	2.2	10x2	100	OPEN
5.0	115	22.1	10	15	2.2	10x2	100	OPEN
12.0	309	22.1	22	33	2.2	10x3	100	OPEN

10. Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value:

$$L = \frac{VOUT \cdot (VIN - VOUT)}{VIN \cdot \Delta I_L \cdot f_{sw}} \quad \text{Eq. 5}$$

Where:

- ΔI_L is the inductor current ripple.
- f_{sw} is the buck converter switching frequency.

For the AP64060/AP64062, choose ΔI_L to be 20% to 30% of the maximum load current of 600mA.

The inductor peak current is calculated by:

$$I_{LPEAK} = I_{LOAD} + \frac{\Delta I_L}{2} \quad \text{Eq. 6}$$

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal power MOSFETs. Therefore, choosing an inductor with the appropriate saturation current rating is important. For most applications, it is recommended to select an inductor of approximately 4.7μH to 33μH with a DC current rating of at least 35% higher than the maximum load current. For highest efficiency, the inductor's DC resistance should be less than 70mΩ. Use a larger inductance for improved efficiency under light-load conditions.

Application Information (continued)

11. Input Capacitor

The input capacitor reduces both the surge current drawn from the input supply as well as the switching noise from the device. The input capacitor must sustain the ripple current produced during the on-time of Q1. It must have a low ESR to minimize power dissipation due to the RMS input current.

The RMS current rating of the input capacitor is a critical parameter and must be higher than the RMS input current. As a rule of thumb, select an input capacitor with an RMS current rating greater than half of the maximum load current.

Due to large di/dt through the input capacitor, electrolytic or ceramic capacitors with low ESR should be used. If using a tantalum capacitor, it must be surge protected or else capacitor failure could occur. Using a ceramic capacitor greater than 10μF is sufficient for most applications.

12. Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability, and reduces both the overshoots and undershoots of the output voltage during load transients. During the first few microseconds of an increasing load transient, the converter recognizes the change from steady-state and enters 100% duty cycle to supply more current to the load. However, the inductor limits the change to increasing current depending on its inductance. Therefore, the output capacitor supplies the difference in current to the load during this time. Likewise, during the first few microseconds of a decreasing load transient, the converter recognizes the change from steady-state and sets the on-time to minimum to reduce the current supplied to the load. However, the inductor limits the change in decreasing current as well. Therefore, the output capacitor absorbs the excess current from the inductor during this time.

The effective output capacitance, COUT, requirements can be calculated from the equations below.

The ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated by:

$$V_{OUT_Ripple} = \Delta I_L \cdot \left(ESR + \frac{1}{8 \cdot f_{sw} \cdot C_{OUT}} \right) \quad \text{Eq. 7}$$

An output capacitor with large capacitance and low ESR is the best option. For most applications, a 22μF to 68μF ceramic capacitor is sufficient. To meet the load transient requirements, the calculated COUT should satisfy the following inequality:

$$C_{OUT} > \max \left(\frac{L \cdot I_{Trans}^2}{\Delta V_{Overshoot} \cdot V_{OUT}}, \frac{L \cdot I_{Trans}^2}{\Delta V_{Undershoot} \cdot (V_{IN} - V_{OUT})} \right) \quad \text{Eq. 8}$$

Where:

- I_{Trans} is the load transient.
- ΔV_{Overshoot} is the maximum output overshoot voltage.
- ΔV_{Undershoot} is the maximum output undershoot voltage.

13. Bootstrap Capacitor and Low-Dropout (LDO) Operation

To ensure proper operation, a ceramic capacitor must be connected between the BST and SW pins. A 100nF ceramic capacitor is sufficient. If the bootstrap capacitor voltage falls below 2.3V, the boot undervoltage protection circuit turns Q2 on for 220ns to refresh the bootstrap capacitor and raise its voltage back above 2.85V. The bootstrap capacitor voltage threshold is always maintained to ensure enough driving capability for Q1. This operation may arise during long periods of no switching such as in PFM with light-load conditions. Another event that requires the refreshing of the bootstrap capacitor is when the input voltage drops close to the output voltage. Under this condition, the regulator enters low-dropout mode by holding Q1 on for multiple clock cycles. To prevent the bootstrap capacitor from discharging, Q2 is forced to refresh.

Layout

PCB Layout

1. The AP64060/AP64062 works at 600mA load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
2. Place the input capacitors as closely across VIN and GND as possible.
3. Place the inductor as close to SW as possible.
4. Place the output capacitors as close to GND as possible.
5. Place the feedback components as close to FB as possible.
6. If using four or more layers, use at least the 2nd and 3rd layers as GND to maximize thermal performance.
7. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
8. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
9. See Figure 26 for more details.





Figure 26. Recommended PCB Layout

Ordering Information (Note 10)




Orderable Part Number	Frequency Operation	Operation Mode	Package	Package Code	Packing	
					Qty.	Carrier
AP64060WU-7	2MHz	PFM/PWM	TSOT26	WU	3000	7" Tape & Reel
AP64062WU-7	1.2MHz	PFM/PWM	TSOT26	WU	3000	7" Tape & Reel

Note: 10. For packaging details, go to our website at <https://www.diodes.com/design/support/packaging/diodes-packaging/>.

Marking Information

TSOT26

(Top View)




XX : Identification Code
 Y : Year 0 to 9 (ex: 5 = 2025)
 W : Week : A to Z : week 1 to 26;
 a to z : week 27 to 52; z represents
 week 52 and 53
 X : Internal Code

Orderable Part Number	Package	Identification Code
AP64060WU-7	TSOT26	TG
AP64062WU-7	TSOT26	TK

Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

TSOT26




TSOT26			
Dim	Min	Max	Typ
A	—	1.00	—
A1	0.010	0.100	—
A2	0.840	0.900	—
D	2.800	3.000	2.900
E	2.800 BSC		
E1	1.500	1.700	1.600
b	0.300	0.450	—
c	0.120	0.200	—
e	0.950 BSC		
e1	1.900 BSC		
L	0.30	0.50	—
L2	0.250 BSC		
θ	0°	8°	4°
$\theta 1$	4°	12°	—
All Dimensions in mm			

Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

TSOT26



Dimensions	Value (in mm)
C	0.950
X	0.700
Y	1.000
Y1	3.200

Mechanical Data

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish – Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 (e3)
- Weight: 0.013 grams (Approximate)

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2025 Diodes Incorporated. All Rights Reserved.

www.diodes.com